



# **Structured Electronic Design**

## Common Drain Stage


*Anton J.M. Montagne*

# CD stage introduction

# CD stage introduction




# CD stage introduction



Nonenergetic feedback stage:


# CD stage introduction



Nonenergetic feedback stage:

Voltage follower:  $A = +1$ , B, C, D as CS stage (noninverting)

# CD stage introduction




Nonenergetic feedback stage:

Voltage follower:  $A = +1$ , B, C, D as CS stage (noninverting)

Input series feedback (voltage comparison)

# CD stage introduction




Nonenergetic feedback stage:

Voltage follower:  $A = +1$ , B, C, D as CS stage (noninverting)

Input series feedback (voltage comparison)

Output parallel (shunt) feedback (voltage sensing)

# CD stage introduction



Nonenergetic feedback stage:

Voltage follower:  $A = +1$ , B, C, D as CS stage (noninverting)

Input series feedback (voltage comparison)

Output parallel (shunt) feedback (voltage sensing)

Poll:

Q: The input impedance of the CD stage  
is larger than that of the CS stage


1: True

2: False

3: Depends on the load impedance



# CD stage introduction



Nonenergetic feedback stage:

Voltage follower:  $A = +1$ , B, C, D as CS stage (noninverting)

Input series feedback (voltage comparison)

Output parallel (shunt) feedback (voltage sensing)

Poll:

Q: The input impedance of the CD stage is larger than that of the CS stage

1: True

2: False

3: Depends on the load impedance

Poll:


Q: The output impedance of the CD stage is smaller than that of the CS stage

1: True

2: False

3: Depends on the source impedance

# CD stage introduction



## Nonenergetic feedback stage:

Voltage follower:  $A = +1$ , B, C, D as CS stage (noninverting)

Input series feedback (voltage comparison)

Output parallel (shunt) feedback (voltage sensing)

Poll:

Q: The input impedance of the CD stage is larger than that of the CS stage

1: True

2: False

3: Depends on the load impedance

Poll:



Q: The output impedance of the CD stage is smaller than that of the CS stage

1: True



2: False

3: Depends on the source impedance

# CD stage





# CD stage



Behavioral modifications w.r.t. CS stage are a result of negative feedback:



# CD stage



Behavioral modifications w.r.t. CS stage are a result of negative feedback:

Nonenergetic feedback:

# CD stage





Behavioral modifications w.r.t. CS stage are a result of negative feedback:

Nonenergetic feedback:

The equivalent input noise sources of the CD stage equal those of the CS stage

# CD stage





Behavioral modifications w.r.t. CS stage are a result of negative feedback:

Nonenergetic feedback:

The equivalent input noise sources of the CD stage equal those of the CS stage

The drive capability, energy storage and power efficiency equal those of the CS stage

# CD stage



Behavioral modifications w.r.t. CS stage are a result of negative feedback:

Nonenergetic feedback:



The equivalent input noise sources of the CD stage equal those of the CS stage

The drive capability, energy storage and power efficiency equal those of the CS stage

The 'amount of feedback' is expressed by the loop gain



# CD stage



Behavioral modifications w.r.t. CS stage are a result of negative feedback:

Nonenergetic feedback:



The equivalent input noise sources of the CD stage equal those of the CS stage

The drive capability, energy storage and power efficiency equal those of the CS stage

The 'amount of feedback' is expressed by the loop gain

If terminated with a relatively low impedance or shorted, the output shunt feedback is not effective (low loop gain) and the input impedance approximates that of the CS stage

# CD stage



Behavioral modifications w.r.t. CS stage are a result of negative feedback:

Nonenergetic feedback:

The equivalent input noise sources of the CD stage equal those of the CS stage


The drive capability, energy storage and power efficiency equal those of the CS stage

The 'amount of feedback' is expressed by the loop gain

If terminated with a relatively low impedance or shorted, the output shunt feedback is not effective (low loop gain) and the input impedance approximates that of the CS stage

If driven from a high impedance or if the input is left open, the input series comparison is not effective (low loop gain) and the output impedance approximates that of the CS stage

# CD stage



Behavioral modifications w.r.t. CS stage are a result of negative feedback:

Nonenergetic feedback:

The equivalent input noise sources of the CD stage equal those of the CS stage

The drive capability, energy storage and power efficiency equal those of the CS stage


The 'amount of feedback' is expressed by the loop gain

If terminated with a relatively low impedance or shorted, the output shunt feedback is not effective (low loop gain) and the input impedance approximates that of the CS stage


If driven from a high impedance or if the input is left open, the input series comparison is not effective (low loop gain) and the output impedance approximates that of the CS stage

# CD stage: ideal gain and asymptotic gain

# CD stage: ideal gain and asymptotic gain




# CD stage: ideal gain and asymptotic gain



Ideal gain:


# CD stage: ideal gain and asymptotic gain



Ideal gain:

Gain if controller is  
replaced with a nullor:


# CD stage: ideal gain and asymptotic gain



Ideal gain:


Gain if controller is replaced with a nullor:

$$\frac{V_l}{V_s} = 1$$





# CD stage: ideal gain and asymptotic gain




Ideal gain:


Gain if controller is replaced with a nullor:

$$\frac{V_l}{V_s} = 1$$

Asymptotic gain:




# CD stage: ideal gain and asymptotic gain



Ideal gain:

Gain if controller is replaced with a nullor:


$$\frac{V_\ell}{V_s} = 1$$



Asymptotic gain:

Gain if controller is loop gain reference is replaced with a nullor:

# CD stage: ideal gain and asymptotic gain



Ideal gain:


Gain if controller is replaced with a nullor:

$$\frac{V_\ell}{V_s} = 1$$


Asymptotic gain:

Gain if controller is loop gain reference is replaced with a nullor:

$$\frac{V_\ell}{V_s} = \frac{1}{1 + s R_s c_{gd}}$$



# CD stage: ideal gain and asymptotic gain



Ideal gain:


Gain if controller is replaced with a nullor:

$$\frac{V_\ell}{V_s} = 1$$

Asymptotic gain:


Gain if controller is loop gain reference is replaced with a nullor:

$$\frac{V_\ell}{V_s} = \frac{1}{1 + sR_s c_{gd}}$$




# CD stage: loop gain

# CD stage: loop gain




# CD stage: loop gain




Loop gain:

# CD stage: loop gain




Loop gain:

$$L = g_m \frac{V_i}{I_c}$$






# CD stage: loop gain




Loop gain:

$$L = g_m \frac{V_i}{I_c}$$




# CD stage: loop gain




Loop gain:

$$L = g_m \frac{V_i}{I_c}$$




Simplified diagram:

## CD stage: loop gain




Loop gain:


$$L = g_m \frac{V_i}{I_c}$$



Simplified diagram:




# CD stage: loop gain




Loop gain:

$$L = g_m \frac{V_i}{I_c}$$




Simplified diagram:

Loop gain drops if:




# CD stage: loop gain



Loop gain:


$$L = g_m \frac{V_i}{I_c}$$




Simplified diagram:

Loop gain drops if:

Load resistance decreases




# CD stage: loop gain



Loop gain:

$$L = g_m \frac{V_i}{I_c}$$




Simplified diagram:


Loop gain drops if:

Load resistance decreases

Load capacitance increases




# CD stage: loop gain



Loop gain:


$$L = g_m \frac{V_i}{I_c}$$




Simplified diagram:

Loop gain drops if:

- Load resistance decreases
- Load capacitance increases
- Source resistance increases




## CD stage: loop gain



## Loop gain:

$$L = g_m \frac{V_i}{I_c}$$




Simplified diagram:

Loop gain drops if:

Load resistance decreases

## Load capacitance increases

## Source resistance increases



## Poll:

## How many poles?

1: 1

2: 2

3: 3

## Poll:

## How many zeros?


1: 1

2: 2

3: 3




## CD stage: loop gain



Loop gain:

$$L = g_m \frac{V_i}{I_c}$$




Simplified diagram:

Loop gain drops if:

Load resistance decreases

## Load capacitance increases

## Source resistance increases



## Poll:

## How many poles?

1: 1

2: 2

3: 3

## Poll:

## How many zeros?

1: 1


2: 2

3: 3

# CD stage: bandwidth and stability


# CD stage: bandwidth and stability

Loop gain:



# CD stage: bandwidth and stability


Loop gain:



$$c_{gd} \ll c_{gs}$$

# CD stage: bandwidth and stability

Loop gain:




$$c_{gd} \ll c_{gs}$$

$$c_{gd} \ll C'_\ell$$

# CD stage: bandwidth and stability

Loop gain:




$$c_{gd} \ll c_{gs}$$

$$c_{gd} \ll C'_\ell$$

$$L_{DC} = -g_m R'_\ell$$

# CD stage: bandwidth and stability

Loop gain:




$$c_{gd} \ll c_{gs}$$

$$c_{gd} \ll C'_l$$

$$L_{DC} = -g_m R'_l \quad L_{DC\max} = -\frac{1}{n-1+\frac{1}{\mu}}$$

# CD stage: bandwidth and stability

Loop gain:



$$c_{gd} \ll c_{gs}$$

$$c_{gd} \ll C'_\ell$$


$$L_{DC} = -g_m R'_\ell \quad L_{DC\max} = -\frac{1}{n-1+\frac{1}{\mu}}$$

Two poles



# CD stage: bandwidth and stability

Loop gain:



$$c_{gd} \ll c_{gs}$$

$$c_{gd} \ll C'_l$$


$$L_{DC} = -g_m R'_l \quad L_{DC\max} = -\frac{1}{n-1+\frac{1}{\mu}}$$

Two poles

Bandwidth follows from LP product (dominant poles only)

# CD stage: bandwidth and stability

Loop gain:



$$c_{gd} \ll c_{gs}$$

$$c_{gd} \ll C'_l$$

$$L_{DC} = -g_m R'_l \quad L_{DC\max} = -\frac{1}{n-1+\frac{1}{\mu}}$$


Two poles

Bandwidth follows from LP product (dominant poles only)

Two dominant poles: peaking or instability possible

# CD stage: bandwidth and stability

Loop gain:



$$c_{gd} \ll c_{gs}$$

$$c_{gd} \ll C'_\ell$$

$$L_{DC} = -g_m R'_\ell \quad L_{DC\max} = -\frac{1}{n-1+\frac{1}{\mu}}$$

Two poles


Bandwidth follows from LP product (dominant poles only)

Two dominant poles: peaking or instability possible

$c_{gd}$  establishes a phantom zero  
frequency can be changed (reduced) with external capacitor

# CD stage: bandwidth and stability

Loop gain:



$$c_{gd} \ll c_{gs}$$

$$c_{gd} \ll C'_l$$

$$L_{DC} = -g_m R'_l \quad L_{DC\max} = -\frac{1}{n-1+\frac{1}{\mu}}$$

Two poles

Bandwidth follows from LP product (dominant poles only)

Two dominant poles: peaking or instability possible

$c_{gd}$  establishes a phantom zero

frequency can be changed (reduced) with external capacitor

# CD stage: SLiCAP example

Phantom zero compensation of a capacitively loaded CS stage

