


# **Structured Electronic Design**

MOS EKV model

*Anton J.M. Montagne*


# MOS operation

# MOS operation




# MOS operation


## PMOS



# MOS operation




# MOS operation




# MOS operation

$$V_{GS} = 0, V_{DS} > 0$$



# MOS operation

$$V_{GS} = 0, V_{DS} > 0 \text{ No current flow}$$






# MOS operation

$V_{GS} = 0, V_{DS} > 0$  No current flow

$V_{GS} > 0, V_{DS} \gg 0$




# MOS operation



$V_{GS} = 0, V_{DS} > 0$  No current flow

$V_{GS} > 0, V_{DS} \gg 0$

Surface potential at oxide-Si interface rises



# MOS operation




$V_{GS} = 0, V_{DS} > 0$  No current flow



$V_{GS} > 0, V_{DS} \gg 0$

Surface potential at oxide-Si interface rises

capacitive  
coupling



# MOS operation




$V_{GS} = 0, V_{DS} > 0$  No current flow



$V_{GS} > 0, V_{DS} \gg 0$

Surface potential at oxide-Si interface rises

capacitive coupling



# MOS operation




$V_{GS} = 0, V_{DS} > 0$  No current flow



$V_{GS} > 0, V_{DS} \gg 0$

Surface potential at oxide-Si interface rises

capacitive  
coupling



# MOS operation




$V_{GS} = 0, V_{DS} > 0$  No current flow



$V_{GS} > 0, V_{DS} \gg 0$

Surface potential at oxide-Si interface rises  
Source injects electrons in p region

capacitive  
coupling



# MOS operation



$V_{GS} = 0, V_{DS} > 0$  No current flow


$V_{GS} > 0, V_{DS} \gg 0$

Surface potential at oxide-Si interface rises



Source injects electrons in p region

Weak inversion

capacitive coupling



# MOS operation



$V_{GS} = 0, V_{DS} > 0$  No current flow

$V_{GS} > 0, V_{DS} \gg 0$


Surface potential at oxide-Si interface rises

Source injects electrons in p region

Weak inversion


Drain current increases exponentially with the gate-source voltage

capacitive coupling





# MOS operation



$V_{GS} = 0, V_{DS} > 0$  No current flow

$V_{GS} > 0, V_{DS} \gg 0$

Surface potential at oxide-Si interface rises


Source injects electrons in p region

Weak inversion


Drain current increases exponentially with the gate-source voltage

$V_{GS} > V_{th}, V_{DS} > V_{GS} - V_{th}$

capacitive coupling



# MOS operation



$V_{GS} = 0, V_{DS} > 0$  No current flow

$V_{GS} > 0, V_{DS} \gg 0$

Surface potential at oxide-Si interface rises

Source injects electrons in p region


Weak inversion

Drain current increases exponentially with the gate-source voltage



$V_{GS} > V_{th}, V_{DS} > V_{GS} - V_{th}$

An n-channel is established between source and drain

capacitive coupling



# MOS operation



$V_{GS} = 0, V_{DS} > 0$  No current flow

$V_{GS} > 0, V_{DS} \gg 0$

Surface potential at oxide-Si interface rises

Source injects electrons in p region

Weak inversion


Drain current increases exponentially with the gate-source voltage

$V_{GS} > V_{th}, V_{DS} > V_{GS} - V_{th}$


An n-channel is established between source and drain

Drain current increases quadratically with the gate-source voltage

capacitive coupling



# MOS operation



$V_{GS} = 0, V_{DS} > 0$  No current flow

$V_{GS} > 0, V_{DS} \gg 0$

Surface potential at oxide-Si interface rises

Source injects electrons in p region

Weak inversion


Drain current increases exponentially with the gate-source voltage

$V_{GS} > V_{th}, V_{DS} > V_{GS} - V_{th}$

An n-channel is established between source and drain


Drain current increases quadratically with the gate-source voltage

capacitive coupling



Drain-source voltage dependency

# MOS operation



## Drain-source voltage dependency

Channel length modulation (CLM)

$V_{GS} = 0, V_{DS} > 0$  No current flow

$V_{GS} > 0, V_{DS} \gg 0$

Surface potential at oxide-Si interface rises

Source injects electrons in p region

Weak inversion


Drain current increases exponentially with the gate-source voltage

$V_{GS} > V_{th}, V_{DS} > V_{GS} - V_{th}$


An n-channel is established between source and drain

Drain current increases quadratically with the gate-source voltage

capacitive coupling



# MOS operation



$V_{GS} = 0, V_{DS} > 0$  No current flow

$V_{GS} > 0, V_{DS} \gg 0$

Surface potential at oxide-Si interface rises

Source injects electrons in p region

Weak inversion


Drain current increases exponentially with the gate-source voltage

$V_{GS} > V_{th}, V_{DS} > V_{GS} - V_{th}$

An n-channel is established between source and drain

Drain current increases quadratically with the gate-source voltage

capacitive coupling





## Drain-source voltage dependency

Channel length modulation (CLM)

Drain current increases with drain-source voltage

# MOS operation



$V_{GS} = 0, V_{DS} > 0$  No current flow

$V_{GS} > 0, V_{DS} \gg 0$

Surface potential at oxide-Si interface rises

Source injects electrons in p region

Weak inversion


Drain current increases exponentially with the gate-source voltage

$V_{GS} > V_{th}, V_{DS} > V_{GS} - V_{th}$

An n-channel is established between source and drain

Drain current increases quadratically with the gate-source voltage

capacitive coupling




## Drain-source voltage dependency

Channel length modulation (CLM)

Drain current increases with drain-source voltage

Breakdown

# MOS operation



$V_{GS} = 0, V_{DS} > 0$  No current flow

$V_{GS} > 0, V_{DS} \gg 0$

Surface potential at oxide-Si interface rises

Source injects electrons in p region

Weak inversion


Drain current increases exponentially with the gate-source voltage

$V_{GS} > V_{th}, V_{DS} > V_{GS} - V_{th}$

An n-channel is established between source and drain

Drain current increases quadratically with the gate-source voltage

capacitive coupling



## Drain-source voltage dependency

Channel length modulation (CLM)


Drain current increases with drain-source voltage

Breakdown

## Short channel effects



# MOS operation



$V_{GS} = 0, V_{DS} > 0$  No current flow

$V_{GS} > 0, V_{DS} \gg 0$

Surface potential at oxide-Si interface rises

Source injects electrons in p region

Weak inversion


Drain current increases exponentially with the gate-source voltage

$V_{GS} > V_{th}, V_{DS} > V_{GS} - V_{th}$

An n-channel is established between source and drain

Drain current increases quadratically with the gate-source voltage

capacitive coupling



## Drain-source voltage dependency

Channel length modulation (CLM)


Drain current increases with drain-source voltage

Breakdown

## Short channel effects

Vertical field mobility reduction (VFMR)

# MOS operation



$V_{GS} = 0, V_{DS} > 0$  No current flow

$V_{GS} > 0, V_{DS} \gg 0$

Surface potential at oxide-Si interface rises

Source injects electrons in p region

Weak inversion


Drain current increases exponentially with the gate-source voltage

$V_{GS} > V_{th}, V_{DS} > V_{GS} - V_{th}$

An n-channel is established between source and drain

Drain current increases quadratically with the gate-source voltage

capacitive coupling



## Drain-source voltage dependency

Channel length modulation (CLM)

Drain current increases with drain-source voltage


Breakdown

## Short channel effects

Vertical field mobility reduction (VFMR)

Velocity saturation (VS)

# MOS operation



$V_{GS} = 0, V_{DS} > 0$  No current flow

$V_{GS} > 0, V_{DS} \gg 0$

Surface potential at oxide-Si interface rises

Source injects electrons in p region

Weak inversion


Drain current increases exponentially with the gate-source voltage

$V_{GS} > V_{th}, V_{DS} > V_{GS} - V_{th}$

An n-channel is established between source and drain

Drain current increases quadratically with the gate-source voltage

capacitive coupling



## Drain-source voltage dependency

Channel length modulation (CLM)

Drain current increases with drain-source voltage

Breakdown


## Short channel effects

Vertical field mobility reduction (VFMR)

Velocity saturation (VS)

Drain current increases not longer quadratically with the gate-source voltage

# MOS operation



$V_{GS} = 0, V_{DS} > 0$  No current flow

$V_{GS} > 0, V_{DS} \gg 0$

Surface potential at oxide-Si interface rises

Source injects electrons in p region

Weak inversion


Drain current increases exponentially with the gate-source voltage

$V_{GS} > V_{th}, V_{DS} > V_{GS} - V_{th}$

An n-channel is established between source and drain

Drain current increases quadratically with the gate-source voltage

capacitive coupling



## Drain-source voltage dependency

Channel length modulation (CLM)

Drain current increases with drain-source voltage

Breakdown

## Short channel effects


Vertical field mobility reduction (VFMR)

Velocity saturation (VS)

Drain current increases not longer quadratically with the gate-source voltage

Drain-induced barrier lowering (DIBL)

# MOS operation



$V_{GS} = 0, V_{DS} > 0$  No current flow

$V_{GS} > 0, V_{DS} \gg 0$

Surface potential at oxide-Si interface rises

Source injects electrons in p region

Weak inversion


Drain current increases exponentially with the gate-source voltage

$V_{GS} > V_{th}, V_{DS} > V_{GS} - V_{th}$

An n-channel is established between source and drain

Drain current increases quadratically with the gate-source voltage

capacitive coupling



## Drain-source voltage dependency

Channel length modulation (CLM)

Drain current increases with drain-source voltage

Breakdown

## Short channel effects

Vertical field mobility reduction (VFMR)


Velocity saturation (VS)

Drain current increases not longer quadratically with the gate-source voltage

Drain-induced barrier lowering (DIBL)

Capacitive coupling increases:

# MOS operation



$V_{GS} = 0, V_{DS} > 0$  No current flow

$V_{GS} > 0, V_{DS} \gg 0$

Surface potential at oxide-Si interface rises

Source injects electrons in p region

Weak inversion


Drain current increases exponentially with the gate-source voltage

$V_{GS} > V_{th}, V_{DS} > V_{GS} - V_{th}$

An n-channel is established between source and drain

Drain current increases quadratically with the gate-source voltage

capacitive coupling



## Drain-source voltage dependency

Channel length modulation (CLM)

Drain current increases with drain-source voltage

Breakdown

## Short channel effects

Vertical field mobility reduction (VFMR)

Velocity saturation (VS)


Drain current increases not longer quadratically with the gate-source voltage

Drain-induced barrier lowering (DIBL)

Capacitive coupling increases:

Drain current increases

# MOS operation



$V_{GS} = 0, V_{DS} > 0$  No current flow

$V_{GS} > 0, V_{DS} \gg 0$

Surface potential at oxide-Si interface rises

Source injects electrons in p region

Weak inversion


Drain current increases exponentially with the gate-source voltage

$V_{GS} > V_{th}, V_{DS} > V_{GS} - V_{th}$

An n-channel is established between source and drain

Drain current increases quadratically with the gate-source voltage

capacitive coupling



## Drain-source voltage dependency

Channel length modulation (CLM)

Drain current increases with drain-source voltage

Breakdown

## Short channel effects

Vertical field mobility reduction (VFMR)

Velocity saturation (VS)

Drain current increases not longer quadratically with the gate-source voltage

Drain-induced barrier lowering (DIBL)


Capacitive coupling increases:

Drain current increases

# MOS design




# MOS design




# MOS design

Design question




# MOS design



## Design question

In which way do the performance parameters of a MOS transistor depend on its design parameters

# MOS design




## Design question

In which way do the performance parameters of a MOS transistor depend on its design parameters

Design parameters  
available to the designer

# MOS design




## Design question

In which way do the performance parameters of a MOS transistor depend on its design parameters

Design parameters available to the designer

Channel width

# MOS design




## Design question

In which way do the performance parameters of a MOS transistor depend on its design parameters

## Design parameters available to the designer

Channel width  
Channel length

# MOS design




## Design question

In which way do the performance parameters of a MOS transistor depend on its design parameters

## Design parameters available to the designer

Channel width  
Channel length  
Number of sections

# MOS design



## Design question


In which way do the performance parameters of a MOS transistor depend on its design parameters

## Design parameters available to the designer

Channel width  
Channel length  
Number of sections  
**Drain current**



# MOS design




## Design question

In which way do the performance parameters of a MOS transistor depend on its design parameters

## Design parameters available to the designer

Channel width  
Channel length  
Number of sections  
Drain current  
**Drain-source voltage**

# MOS design



## Design question


In which way do the performance parameters of a MOS transistor depend on its design parameters

## Methods

## Design parameters available to the designer

- Channel width
- Channel length
- Number of sections
- Drain current
- Drain-source voltage

# MOS design



## Design question

In which way do the performance parameters of a MOS transistor depend on its design parameters


## Methods

Use a design manual with graphs and tables and scale devices

## Design parameters available to the designer

Channel width  
Channel length  
Number of sections  
Drain current  
Drain-source voltage

# MOS design



## Design question

In which way do the performance parameters of a MOS transistor depend on its design parameters

## Methods


Use a design manual with graphs and tables and scale devices

Useful, but generally not all situations will be covered

## Design parameters available to the designer

Channel width  
Channel length  
Number of sections  
Drain current  
Drain-source voltage

# MOS design



## Design question

In which way do the performance parameters of a MOS transistor depend on its design parameters

## Methods


Use a design manual with graphs and tables and scale devices  
Useful, but generally not all situations will be covered

Design a device and study its performance through simulation

## Design parameters available to the designer

Channel width  
Channel length  
Number of sections  
Drain current  
Drain-source voltage

# MOS design



## Design question

In which way do the performance parameters of a MOS transistor depend on its design parameters

## Design parameters available to the designer

Channel width  
Channel length  
Number of sections  
Drain current  
Drain-source voltage

## Methods


Use a design manual with graphs and tables and scale devices

Useful, but generally not all situations will be covered

Design a device and study its performance through simulation

Useful for finding DC operating conditions and small-signal model parameters

# MOS design



## Design question

In which way do the performance parameters of a MOS transistor depend on its design parameters

## Design parameters available to the designer

Channel width  
Channel length  
Number of sections  
Drain current  
Drain-source voltage

## Methods

Use a design manual with graphs and tables and scale devices


Useful, but generally not all situations will be covered

Design a device and study its performance through simulation

Useful for finding DC operating conditions and small-signal model parameters

[Jupyter notebook tool](#)

# MOS design



## Design question

In which way do the performance parameters of a MOS transistor depend on its design parameters

## Design parameters available to the designer

Channel width  
Channel length  
Number of sections  
Drain current  
Drain-source voltage

## Methods

Use a design manual with graphs and tables and scale devices

Useful, but generally not all situations will be covered

Design a device and study its performance through simulation


Useful for finding DC operating conditions and small-signal model parameters

Jupyter notebook tool

Use simplified design models



# MOS design



## Design question

In which way do the performance parameters of a MOS transistor depend on its design parameters

## Design parameters available to the designer

Channel width  
Channel length  
Number of sections  
Drain current  
Drain-source voltage

## Methods

Use a design manual with graphs and tables and scale devices

Useful, but generally not all situations will be covered

Design a device and study its performance through simulation


Useful for finding DC operating conditions and small-signal model parameters

Jupyter notebook tool

Use simplified design models

Useful for design of small signal behavior: bandwidth frequency response and noise

# MOS design



## Design question

In which way do the performance parameters of a MOS transistor depend on its design parameters

## Design parameters available to the designer

Channel width  
Channel length  
Number of sections  
Drain current  
Drain-source voltage

## Methods

Use a design manual with graphs and tables and scale devices

Useful, but generally not all situations will be covered

Design a device and study its performance through simulation

Useful for finding DC operating conditions and small-signal model parameters


Jupyter notebook tool

Use simplified design models

Useful for design of small signal behavior: bandwidth frequency response and noise

[SLiCAP small-signal models](#)

# MOS design



## Design question

In which way do the performance parameters of a MOS transistor depend on its design parameters

## Design parameters available to the designer

Channel width  
Channel length  
Number of sections  
Drain current  
Drain-source voltage

## Methods

Use a design manual with graphs and tables and scale devices

Useful, but generally not all situations will be covered

Design a device and study its performance through simulation

Useful for finding DC operating conditions and small-signal model parameters

Jupyter notebook tool


Use simplified design models

Useful for design of small signal behavior: bandwidth frequency response and noise


SLiCAP small-signal models

# MOS small-signal model


# MOS small-signal model




# MOS small-signal model



# MOS small-signal model




# MOS small-signal model







# MOS small-signal model




# MOS small-signal model



# MOS small-signal model




# MOS small-signal model



How do these model parameters depend on the device geometry and the operating conditions?

# MOS small-signal model



How do these model parameters depend on the device geometry and the operating conditions?


# MOS EKV model

# MOS EKV model

1995: C.C. **E**nz, F. **K**rummenacher and E.A. **V**ittoz

# MOS EKV model

1995: C.C. **E**nz, F. **K**rummenacher and E.A. **V**ittoz






# MOS EKV model

1995: C.C. **E**nz, F. **K**rummenacher and E.A. **V**ittoz

Models all operating regions  
from weak inversion to strong inversion




# MOS EKV model

1995: C.C. **E**nz, F. **K**rummenacher and E.A. **V**ittoz

Models all operating regions  
from weak inversion to strong inversion

Gate, source and drain voltages  
with respect to the bulk




# MOS EKV model

1995: C.C. **E**nz, F. **K**rummenacher and E.A. **V**ittoz

Models all operating regions  
from weak inversion to strong inversion

Gate, source and drain voltages  
with respect to the bulk

Symmetrical charge-controlled model



# MOS EKV model


1995: C.C. **E**nz, F. **K**rummenacher and E.A. **V**ittoz

Models all operating regions  
from weak inversion to strong inversion

Gate, source and drain voltages  
with respect to the bulk


Symmetrical charge-controlled model

Technology current:  $I_0 \triangleq 2n\mu_0 C'_{OX} U_T^2$  [A]



# MOS EKV model

1995: C.C. **E**nz, F. **K**rummenacher and E.A. **V**ittoz



Models all operating regions  
from weak inversion to strong inversion

Gate, source and drain voltages  
with respect to the bulk


Symmetrical charge-controlled model

Technology current:  $I_0 \triangleq 2n\mu_0 C'_{OX} U_T^2$  [A]

$$C'_{OX} = \frac{\epsilon_o \epsilon_r}{t_{ox}} [\text{Fm}^{-2}]$$

# MOS EKV model

1995: C.C. **E**nz, F. **K**rummenacher and E.A. **V**ittoz



Models all operating regions  
from weak inversion to strong inversion

Gate, source and drain voltages  
with respect to the bulk

Symmetrical charge-controlled model


Technology current:  $I_0 \triangleq 2n\mu_0 C'_{OX} U_T^2$  [A]

$$C'_{OX} = \frac{\varepsilon_o \varepsilon_r}{t_{ox}} \text{ [Fm}^{-2}\text{]}$$

$$U_T = \frac{kT}{q} \text{ [V]}$$

# MOS EKV model

1995: C.C. **E**nz, F. **K**rummenacher and E.A. **V**ittoz



Models all operating regions  
from weak inversion to strong inversion

Gate, source and drain voltages  
with respect to the bulk

Symmetrical charge-controlled model

Technology current:  $I_0 \triangleq 2n\mu_0 C'_{OX} U_T^2$  [A]

$$C'_{OX} = \frac{\epsilon_o \epsilon_r}{t_{ox}} \text{ [Fm}^{-2}\text{]}$$


$$U_T = \frac{kT}{q} \text{ [V]}$$

Ratio of  
surface potential  
and gate voltage

$$\longrightarrow n = 1 + \frac{C'_{DEP}}{C'_{OX}} \text{ [-]}$$

# MOS EKV model

1995: C.C. **E**nz, F. **K**rummenacher and E.A. **V**ittoz



Models all operating regions  
from weak inversion to strong inversion

Gate, source and drain voltages  
with respect to the bulk

Symmetrical charge-controlled model

Technology current:  $I_0 \triangleq 2n\mu_0 C'_{OX} U_T^2$  [A]

$$C'_{OX} = \frac{\varepsilon_o \varepsilon_r}{t_{ox}} \text{ [Fm}^{-2}\text{]}$$

$$U_T = \frac{kT}{q} \text{ [V]}$$

Ratio of  
surface potential  
and gate voltage

$$\longrightarrow n = 1 + \frac{C'_{DEP}}{C'_{OX}} \text{ [-]}$$


zero-field  
carrier mobility

$$\longrightarrow \mu_0 \text{ [m}^2\text{V}^{-1}\text{s}^{-1}\text{]}$$



# MOS EKV model

1995: C.C. **E**nz, F. **K**rummenacher and E.A. **V**ittoz



Models all operating regions  
from weak inversion to strong inversion

Gate, source and drain voltages  
with respect to the bulk

Symmetrical charge-controlled model

Technology current:  $I_0 \triangleq 2n\mu_0 C'_{OX} U_T^2$  [A]

$$C'_{OX} = \frac{\varepsilon_o \varepsilon_r}{t_{ox}} \text{ [Fm}^{-2}\text{]}$$

$$U_T = \frac{kT}{q} \text{ [V]}$$

Ratio of  
surface potential  
and gate voltage

$$\longrightarrow n = 1 + \frac{C'_{DEP}}{C'_{OX}} \text{ [-]}$$

zero-field  
carrier mobility


$$\longrightarrow \mu_0 \text{ [m}^2\text{V}^{-1}\text{s}^{-1}\text{]}$$

oxide thickness

$$\longrightarrow t_{ox} \text{ [m]}$$

# MOS EKV model

1995: C.C. **E**nz, F. **K**rummenacher and E.A. **V**ittoz



Models all operating regions  
from weak inversion to strong inversion

Gate, source and drain voltages  
with respect to the bulk

Symmetrical charge-controlled model

Technology current:  $I_0 \triangleq 2n\mu_0 C'_{OX} U_T^2$  [A]

$$C'_{OX} = \frac{\epsilon_o \epsilon_r}{t_{ox}} \text{ [Fm}^{-2}\text{]}$$

$$U_T = \frac{kT}{q} \text{ [V]}$$


Ratio of  
surface potential  
and gate voltage  $\longrightarrow n = 1 + \frac{C'_{DEP}}{C'_{OX}} \text{ [-]}$

zero-field  
carrier mobility  $\longrightarrow \mu_0 \text{ [m}^2\text{V}^{-1}\text{s}^{-1}\text{]}$

oxide thickness  $\longrightarrow t_{ox} \text{ [m]}$


# MOS EKV model

1995: C.C. **E**nz, F. **K**rummenacher and E.A. **V**ittoz



# MOS EKV model


1995: C.C. **E**nz, F. **K**rummenacher and E.A. **V**ittoz



$$F(x) = \left( \ln \left( 1 + \exp \left( \frac{x}{2} \right) \right) \right)^2 \quad [-]$$

# MOS EKV model

1995: C.C. **E**nz, F. **K**rummenacher and E.A. **V**ittoz




$$F(x) = \left( \ln \left( 1 + \exp \left( \frac{x}{2} \right) \right) \right)^2 [-]$$

this yields:  $\exp(x)$  if  $x \ll 0$ ,  
 $\left( \frac{x}{2} \right)^2$  if  $x \gg 0$ .

# MOS EKV model

1995: C.C. **E**nz, F. **K**rummenacher and E.A. **V**ittoz



$$F(x) = \left( \ln \left( 1 + \exp \left( \frac{x}{2} \right) \right) \right)^2 [-]$$


this yields:  $\exp(x)$  if  $x \ll 0$ ,  
 $\left( \frac{x}{2} \right)^2$  if  $x \gg 0$ .

Forward and reverse inversion coefficient:

$$IC_{F,R} = F \left( \frac{V_G - V_{T0} - nV_{S,D}}{nU_T} \right) [-]$$

# MOS EKV model

1995: C.C. **E**nz, F. **K**rummenacher and E.A. **V**ittoz



$$F(x) = \left( \ln \left( 1 + \exp \left( \frac{x}{2} \right) \right) \right)^2 [-]$$

this yields:  $\exp(x)$  if  $x \ll 0$ ,  
 $\left( \frac{x}{2} \right)^2$  if  $x \gg 0$ .

Forward and reverse inversion coefficient:


$$IC_{F,R} = F \left( \frac{V_G - V_{T0} - nV_{S,D}}{nU_T} \right) [-]$$

Forward and reverse current:

$$I_{F,R} = 2n\beta_{sq}U_T^2 \frac{W}{L} IC_{F,R} [A]$$

# MOS EKV model

1995: C.C. **E**nz, F. **K**rummenacher and E.A. **V**ittoz



$$F(x) = \left( \ln \left( 1 + \exp \left( \frac{x}{2} \right) \right) \right)^2 [-]$$

this yields:  $\exp(x)$  if  $x \ll 0$ ,  
 $\left( \frac{x}{2} \right)^2$  if  $x \gg 0$ .

Forward and reverse inversion coefficient:

$$IC_{F,R} = F \left( \frac{V_G - V_{T0} - nV_{S,D}}{nU_T} \right) [-]$$

Forward and reverse current:

$$I_{F,R} = 2n\beta_{sq}U_T^2 \frac{W}{L} IC_{F,R} [A]$$


Transconductance factor:

$$\beta_{sq} = \mu_0 C'_{OX} [AV^{-2}m^{-2}]$$



# MOS EKV model

1995: C.C. **E**nz, F. **K**rummenacher and E.A. **V**ittoz



$$F(x) = \left( \ln \left( 1 + \exp \left( \frac{x}{2} \right) \right) \right)^2 [-]$$

this yields:  $\exp(x)$  if  $x \ll 0$ ,  
 $\left( \frac{x}{2} \right)^2$  if  $x \gg 0$ .

Forward and reverse inversion coefficient:

$$IC_{F,R} = F \left( \frac{V_G - V_{T0} - nV_{S,D}}{nU_T} \right) [-]$$

Forward and reverse current:

$$I_{F,R} = 2n\beta_{sq}U_T^2 \frac{W}{L} IC_{F,R} [A]$$


Transconductance factor:

$$\beta_{sq} = \mu_0 C'_{OX} [AV^{-2}m^{-2}]$$

Total drain current:  $I_{DS} = I_F - I_R [A]$

# MOS EKV model

1995: C.C. **E**nz, F. **K**rummenacher and E.A. **V**ittoz



$$F(x) = \left( \ln \left( 1 + \exp \left( \frac{x}{2} \right) \right) \right)^2 [-]$$

this yields:  $\exp(x)$  if  $x \ll 0$ ,  
 $\left( \frac{x}{2} \right)^2$  if  $x \gg 0$ .

Forward and reverse inversion coefficient:

$$IC_{F,R} = F \left( \frac{V_G - V_{T0} - nV_{S,D}}{nU_T} \right) [-]$$

Forward and reverse current:

$$I_{F,R} = 2n\beta_{sq}U_T^2 \frac{W}{L} IC_{F,R} [A]$$


Transconductance factor:

$$\beta_{sq} = \mu_0 C'_{OX} [AV^{-2}m^{-2}]$$

Total drain current:  $I_{DS} = I_F - I_R [A]$

# MOS EKV model


1995: C.C. **E**nz, F. **K**rummenacher and E.A. **V**ittoz



# MOS EKV model


1995: C.C. **E**nz, F. **K**rummenacher and E.A. **V**ittoz

CLM modeled as early voltage  
in bipolar transistors



# MOS EKV model

1995: C.C. **E**nz, F. **K**rummenacher and E.A. **V**ittoz




CLM modeled as early voltage  
in bipolar transistors

Short-channel effects (VFMR, VS)  
modeled as reduction of the  
transconductance factor

# MOS EKV model

1995: C.C. **E**nz, F. **K**rummenacher and E.A. **V**ittoz




CLM modeled as early voltage  
in bipolar transistors

Short-channel effects (VFMR, VS)  
modeled as reduction of the  
transconductance factor

The critical inversion coefficient  
is the value of the inversion coefficient  
at which the short-channel effects set in

# MOS EKV model

1995: C.C. **E**nz, F. **K**rummenacher and E.A. **V**ittoz



CLM modeled as early voltage  
in bipolar transistors


Short-channel effects (VFMR, VS)  
modeled as reduction of the  
transconductance factor

The critical inversion coefficient  
is the value of the inversion coefficient  
at which the short-channel effects set in

$$IC_{CRIT} \approx \frac{1}{\left(4nU_T \left(\theta + \frac{1}{L E_{CRIT}}\right)\right)^2} [-]$$

# MOS EKV model

1995: C.C. **E**nz, F. **K**rummenacher and E.A. **V**ittoz



CLM modeled as early voltage  
in bipolar transistors

Short-channel effects (VFMR, VS)  
modeled as reduction of the  
transconductance factor

The critical inversion coefficient  
is the value of the inversion coefficient  
at which the short-channel effects set in


$$IC_{CRIT} \approx \frac{1}{\left(4nU_T \left(\theta + \frac{1}{L E_{CRIT}}\right)\right)^2} [-]$$

VFMR coefficient ↑



# MOS EKV model

1995: C.C. **E**nz, F. **K**rummenacher and E.A. **V**ittoz



CLM modeled as early voltage  
in bipolar transistors

Short-channel effects (VFMR, VS)  
modeled as reduction of the  
transconductance factor

The critical inversion coefficient  
is the value of the inversion coefficient  
at which the short-channel effects set in


$$IC_{CRIT} \approx \frac{1}{\left(4nU_T \left(\theta + \frac{1}{L E_{CRIT}}\right)\right)^2} [-]$$

VFMR coefficient ↑

critical lateral field strength ↑

# MOS EKV model

1995: C.C. **E**nz, F. **K**rummenacher and E.A. **V**ittoz



CLM modeled as early voltage  
in bipolar transistors

Short-channel effects (VFMR, VS)  
modeled as reduction of the  
transconductance factor

The critical inversion coefficient  
is the value of the inversion coefficient  
at which the short-channel effects set in

$$IC_{CRIT} \approx \frac{1}{\left(4nU_T \left(\theta + \frac{1}{L E_{CRIT}}\right)\right)^2} [-]$$


VFMR coefficient ↑

critical lateral field strength ↑

Above critical inversion the small-signal transconductance  
does not longer significantly increase with the drain current

# MOS EKV model

1995: C.C. **E**nz, F. **K**rummenacher and E.A. **V**ittoz



CLM modeled as early voltage  
in bipolar transistors

Short-channel effects (VFMR, VS)  
modeled as reduction of the  
transconductance factor

The critical inversion coefficient  
is the value of the inversion coefficient  
at which the short-channel effects set in

$$IC_{CRIT} \approx \frac{1}{\left(4nU_T \left(\theta + \frac{1}{L E_{CRIT}}\right)\right)^2} [-]$$

VFMR coefficient ↑

critical lateral field strength ↑

Above critical inversion the small-signal transconductance  
does not longer significantly increase with the drain current

# MOS EKV model

# MOS EKV model

Small-signal model  
parameters can be expressed  
in terms of:

# MOS EKV model

Small-signal model  
parameters can be expressed  
in terms of:

Technology parameters

# MOS EKV model

Small-signal model  
parameters can be expressed  
in terms of:

Technology parameters

Geometry parameters

# MOS EKV model

Small-signal model  
parameters can be expressed  
in terms of:

Technology parameters

Geometry parameters

Operating conditions



# MOS EKV model

Small-signal model  
parameters can be expressed  
in terms of:

- Technology parameters
- Geometry parameters
- Operating conditions


Binkley:  
Tradeoffs and Optimization  
in Analog CMOS Design

# MOS EKV model

Small-signal model  
parameters can be expressed  
in terms of:

- Technology parameters
- Geometry parameters
- Operating conditions

Binkley:  
Tradeoffs and Optimization  
in Analog CMOS Design





# MOS EKV model

Small-signal model  
parameters can be expressed  
in terms of:

- Technology parameters
- Geometry parameters
- Operating conditions

Binkley:  
Tradeoffs and Optimization  
in Analog CMOS Design






# MOS EKV model

Small-signal model  
parameters can be expressed  
in terms of:

- Technology parameters
- Geometry parameters
- Operating conditions

Binkley:  
Tradeoffs and Optimization  
in Analog CMOS Design







# MOS EKV model

Small-signal model  
parameters can be expressed  
in terms of:

Technology parameters  
Geometry parameters  
Operating conditions

Binkley:  
Tradeoffs and Optimization  
in Analog CMOS Design








# MOS EKV model

Small-signal model  
parameters can be expressed  
in terms of:


Technology parameters  
Geometry parameters  
Operating conditions

Binkley:  
Tradeoffs and Optimization  
in Analog CMOS Design




# SLiCAP MOS small-signal model

# SLiCAP MOS small-signal model






# SLiCAP MOS small-signal model



Physical constants in [SLiCAPmodels.lib](#)


# SLiCAP MOS small-signal model



Physical constants in SLiCAPmodels.lib

CMOS18 technology parameters in SLiCAPmodels.lib

# SLiCAP MOS small-signal model




Physical constants in SLiCAPmodels.lib

CMOS18 technology parameters in SLiCAPmodels.lib

Device equations in subcircuit definition of the small signal model in SLiCAP.lib

# SLiCAP MOS small-signal model



Physical constants in SLiCAPmodels.lib

CMOS18 technology parameters in SLiCAPmodels.lib

Device equations in subcircuit definition of the small signal model in SLiCAP.lib