

Structured Electronic Design

EE4109


Design of the signal path
of the active antenna

Anton J.M. Montagne

Amplifier configuration


Amplifier configuration

Design ideal gain



Amplifier configuration


Design ideal gain



$$V_o = E\ell^2 \frac{C_A}{C_f}$$

Amplifier configuration

Design ideal gain




$$V_o = E\ell^2 \frac{C_A}{C_f}$$

$$C_f = \frac{E\ell^2 C_A}{V_o} = \ell^2 C_A$$

Amplifier configuration

Design ideal gain




$$V_o = E \ell^2 \frac{C_A}{C_f}$$

$$C_f = \frac{E \ell^2 C_A}{V_o} = \ell^2 C_A \quad \ell = 0.5, C_A = 10 \times 10^{-12} \text{Fm}^{-1}$$

Amplifier configuration

Design ideal gain




$$V_o = E\ell^2 \frac{C_A}{C_f}$$

$$C_f = \frac{E\ell^2 C_A}{V_o} = \ell^2 C_A \quad \ell = 0.5, C_A = 10 \times 10^{-12} \text{Fm}^{-1}$$

$$C_f = 2.5 \text{ pF}$$

Amplifier configuration

Design ideal gain



$$V_o = E \ell^2 \frac{C_A}{C_f}$$

$$C_f = \frac{E \ell^2 C_A}{V_o} = \ell^2 C_A \quad \ell = 0.5, C_A = 10 \times 10^{-12} \text{Fm}^{-1}$$

$$C_f = 2.5 \text{ pF}$$

Structured Electronic Design

EE4109

Design of the input stage
of the active antenna

Anton J.M. Montagne

Input stage

Influence feedback capacitance on the noise performance as if it is in parallel with the source.

Lowest 1/f corner frequency if:

$$C_{iss} = C_A \ell + C_f = C_A \ell (1 + \ell)$$

SLiCAP_python: W=1200u, L=1.25u, ID=1.4m

Floor E-noise: 5.3nV/m/rt(Hz)

Corner 1/f noise: 34kHz

Floor noise can be reduced by increasing the current.

Other combinations of W, L and ID are also possible.

SLiCAP_python: CS_noise.py

LTspice: CSstageNoise.asc

Input stage SLiCAP

Input stage SLiCAP

CS_noise.py: input stage SLiCAP with antenna model

Input stage SLiCAP


CS_noise.py: input stage SLiCAP with antenna model

Determination of L and ID from W , noise, and antenna specifications

Input stage SLiCAP

CS_noise.py: input stage SLiCAP with antenna model


Determination of L and ID from W, noise, and antenna specifications



Input stage SLiCAP

CS_noise.py: input stage SLiCAP with antenna model

Determination of L and ID from W, noise, and antenna specifications




- 1 : $W = 1.20e-3$, $L = 1.25e-6$, $ID = 1.39e-03$, $S_f = 2.81e-17$, $f_{ell} = 3.41e+4$, $C_{iss} = 1.03e-11$, $IC=2.27e+0$.
- 2 : $W = 9.00e-4$, $L = 1.71e-6$, $ID = 2.13e-03$, $S_f = 2.82e-17$, $f_{ell} = 3.34e+4$, $C_{iss} = 1.03e-11$, $IC=6.31e+0$.
- 3 : $W = 6.00e-4$, $L = 2.61e-6$, $ID = 4.50e-03$, $S_f = 2.82e-17$, $f_{ell} = 3.27e+4$, $C_{iss} = 1.03e-11$, $IC=3.06e+1$.

Input stage SLiCAP

CS_noise.py: input stage SLiCAP with antenna model

Determination of L and ID from W, noise, and antenna specifications



- 1 : $W = 1.20\text{e-}3$, $L = 1.25\text{e-}6$, $ID = 1.39\text{e-}03$, $S_f = 2.81\text{e-}17$, $f_{ell} = 3.41\text{e+}4$, $C_{iss} = 1.03\text{e-}11$, $IC=2.27\text{e+}0$.
- 2 : $W = 9.00\text{e-}4$, $L = 1.71\text{e-}6$, $ID = 2.13\text{e-}03$, $S_f = 2.82\text{e-}17$, $f_{ell} = 3.34\text{e+}4$, $C_{iss} = 1.03\text{e-}11$, $IC=6.31\text{e+}0$.
- 3 : $W = 6.00\text{e-}4$, $L = 2.61\text{e-}6$, $ID = 4.50\text{e-}03$, $S_f = 2.82\text{e-}17$, $f_{ell} = 3.27\text{e+}4$, $C_{iss} = 1.03\text{e-}11$, $IC=3.06\text{e+}1$.

Input stage LTspice

Input stage LTspice

CSstageNoise.asc: input stage LTspice with simple antenna model

Input stage LTspice


CSstageNoise.asc: input stage LTspice with simple antenna model

Check values of W, L, and ID

Input stage LTspice

CSstageNoise.asc: input stage LTspice with simple antenna model

Check values of W, L, and ID



Solve issue:
A small negative bias on the bulk for correct
simulation of the small-signal behavior.
Source and drain regions not completely defined!

Structured Electronic Design

EE4109

Design of the output stage
of the active antenna

Anton J.M. Montagne

Output stage

Output stage

Influence feedback capacitance on the noise performance as if it is in parallel with the load.

Output stage

Influence feedback capacitance on the noise performance as if it is in parallel with the load.

Design a push-pull stage that can drive 100 Ohm in parallel with the feedback capacitance (at 30MHz).

Output stage

Influence feedback capacitance on the noise performance as if it is in parallel with the load.

Design a push-pull stage that can drive 100 Ohm in parallel with the feedback capacitance (at 30MHz).

LTSPICE: [OutputStage.asc](#)

Output stage

Influence feedback capacitance on the noise performance as if it is in parallel with the load.

Design a push-pull stage that can drive 100 Ohm in parallel with the feedback capacitance (at 30MHz).

LTSPICE: OutputStage.asc

WP=40u, LP=180n, M=11

Output stage

Influence feedback capacitance on the noise performance as if it is in parallel with the load.

Design a push-pull stage that can drive 100 Ohm in parallel with the feedback capacitance (at 30MHz).

LTSPICE: OutputStage.asc

WP=40u, LP=180n, M=11

WN=40u, LN=180n, M=3

Output stage

Influence feedback capacitance on the noise performance as if it is in parallel with the load.

Design a push-pull stage that can drive 100 Ohm in parallel with the feedback capacitance (at 30MHz).

LTSPICE: OutputStage.asc

WP=40u, LP=180n, M=11

WN=40u, LN=180n, M=3

IDS=1m

Output stage

Influence feedback capacitance on the noise performance as if it is in parallel with the load.

Design a push-pull stage that can drive 100 Ohm in parallel with the feedback capacitance (at 30MHz).

LTSPICE: OutputStage.asc


WP=40u, LP=180n, M=11

WN=40u, LN=180n, M=3

IDS=1m

Output stage LTspice

Output stage LTspice



```
.param V_B=0.3
.lib CMOS18TT.lib
;dc V3 -0.5 0.5 0.01
.step param V_B 0 0.5 0.05
.meas DC Ibias FIND (I(V1)+I(V2))/2 AT 0
.tran 0 50n 0 100p
```

Structured Electronic Design

EE4109

Design the active antenna
with a dual-stage controller

Anton J.M. Montagne

Dual stage amplifier

Dual stage amplifier

Two cascaded CS stages yield a noninverting controller

Dual stage amplifier

Two cascaded CS stages yield a noninverting controller

Replace one CS stage with noninverting stage:

Dual stage amplifier

Two cascaded CS stages yield a noninverting controller

Replace one CS stage with noninverting stage:

CD or complementary parallel CD

Dual stage amplifier

Two cascaded CS stages yield a noninverting controller

Replace one CS stage with noninverting stage:

CD or complementary parallel CD

Replace one CS stage with a four-terminal stage

Dual stage amplifier

Two cascaded CS stages yield a noninverting controller

Replace one CS stage with noninverting stage:

CD or complementary parallel CD

Replace one CS stage with a four-terminal stage

Insert another inverting stage in the loop

Dual stage amplifier

Two cascaded CS stages yield a noninverting controller

Replace one CS stage with noninverting stage:

CD or complementary parallel CD

Replace one CS stage with a four-terminal stage

Insert another inverting stage in the loop

Insert another inverting stage

Dual stage amplifier

Two cascaded CS stages yield a noninverting controller

Replace one CS stage with noninverting stage:

CD or complementary parallel CD

Replace one CS stage with a four-terminal stage

Insert another inverting stage in the loop

Insert another inverting stage


Dual stage signal path design

Dual stage signal path design

SLiCAP circuit: dual-stage with added unity-gain inverting current amplifier:


Dual stage signal path design

SLiCAP circuit: dual-stage with added unity-gain inverting current amplifier:



Dual stage signal path design


SLiCAP circuit: dual-stage with added unity-gain inverting current amplifier:



Bandwidth follows from loop gain-poles product

Dual stage signal path design

SLiCAP circuit: dual-stage with added unity-gain inverting current amplifier:




Bandwidth follows from loop gain-poles product

F1 can be chosen as loop gain reference: asymptotic-gain equals ideal gain!

Dual stage signal path design

SLiCAP circuit: dual-stage with added unity-gain inverting current amplifier:




Bandwidth follows from loop gain-poles product

F1 can be chosen as loop gain reference: asymptotic-gain equals ideal gain!

SLiCAP: DualStage.py:

Dual stage signal path design

SLiCAP circuit: dual-stage with added unity-gain inverting current amplifier:




Bandwidth follows from loop gain-poles product

F1 can be chosen as loop gain reference: asymptotic-gain equals ideal gain!

SLiCAP: DualStage.py: [Bandwidth design with the asymptotic-gain model](#)

Dual stage signal path design

SLiCAP circuit: dual-stage with added unity-gain inverting current amplifier:



Bandwidth follows from loop gain-poles product


F1 can be chosen as loop gain reference: asymptotic-gain equals ideal gain!

SLiCAP: DualStage.py: Bandwidth design with the asymptotic-gain model

F1 can be implemented with a current mirror.

Dual stage signal path design

SLiCAP circuit: dual-stage with added unity-gain inverting current amplifier:



Bandwidth follows from loop gain-poles product

F1 can be chosen as loop gain reference: asymptotic-gain equals ideal gain!


SLiCAP: DualStage.py: Bandwidth design with the asymptotic-gain model

F1 can be implemented with a current mirror.

Transistors should have a low transconductance (noise)

Dual stage signal path design

SLiCAP circuit: dual-stage with added unity-gain inverting current amplifier:



Bandwidth follows from loop gain-poles product

F1 can be chosen as loop gain reference: asymptotic-gain equals ideal gain!

SLiCAP: DualStage.py: Bandwidth design with the asymptotic-gain model


F1 can be implemented with a current mirror.

Transistors should have a low transconductance (noise)

Transistors should have a high cut-off frequency (number of dominant poles)

Dual stage signal path design

SLiCAP circuit: dual-stage with added unity-gain inverting current amplifier:



Bandwidth follows from loop gain-poles product

F1 can be chosen as loop gain reference: asymptotic-gain equals ideal gain!

SLiCAP: DualStage.py: Bandwidth design with the asymptotic-gain model

F1 can be implemented with a current mirror.

Transistors should have a low transconductance (noise)

Transistors should have a high cut-off frequency (number of dominant poles)


Dual stage with current mirror

Dual stage with current mirror

SLiCAP dual-stage with PMOS current mirror:


Dual stage with current mirror

SLiCAP dual-stage with PMOS current mirror:



Dual stage with current mirror


SLiCAP dual-stage with PMOS current mirror:



SLiCAP: DualStageMirror.py:

Dual stage with current mirror

SLiCAP dual-stage with PMOS current mirror:




SLiCAP: DualStageMirror.py:

Low transconductance PMOS and their influence on the bandwidth.

Dual stage with current mirror

SLiCAP dual-stage with PMOS current mirror:




SLiCAP: DualStageMirror.py:

Low transconductance PMOS and their influence on the bandwidth.

Extra attention:

Dual stage with current mirror

SLiCAP dual-stage with PMOS current mirror:



SLiCAP: DualStageMirror.py:


Low transconductance PMOS and their influence on the bandwidth.

Extra attention:

Selection of the loop gain reference.

Dual stage with current mirror

SLiCAP dual-stage with PMOS current mirror:



SLiCAP: DualStageMirror.py:

Low transconductance PMOS and their influence on the bandwidth.

Extra attention:

Selection of the loop gain reference.


Dual stage with local feedback current mirror

Dual stage with local feedback current mirror

SLiCAP dual-stage with PMOS current mirror with direct feedback:


Dual stage with local feedback current mirror

SLiCAP dual-stage with PMOS current mirror with direct feedback:



Dual stage with local feedback current mirror


SLiCAP dual-stage with PMOS current mirror with direct feedback:



SLiCAP: DualStageMirrorRes.py:

Dual stage with local feedback current mirror


SLiCAP dual-stage with PMOS current mirror with direct feedback:



SLiCAP: DualStageMirrorRes.py: [High transconductance PMOS with local feedback.](#)

Dual stage with local feedback current mirror

SLiCAP dual-stage with PMOS current mirror with direct feedback:




SLiCAP: DualStageMirrorRes.py: High transconductance PMOS with local feedback.

Extra attention:

Selection of the loop gain reference.

Dual stage with local feedback current mirror

SLiCAP dual-stage with PMOS current mirror with direct feedback:



SLiCAP: DualStageMirrorRes.py: High transconductance PMOS with local feedback.

Extra attention:

Selection of the loop gain reference.